

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
21 March 2002 (21.03.2002)


PCT

(10) International Publication Number  
**WO 02/23583 A2**

- (51) International Patent Classification<sup>7</sup>: **H01J 37/304, 37/317**
- (21) International Application Number: **PCT/US01/28272**
- (22) International Filing Date:  
10 September 2001 (10.09.2001)
- (25) Filing Language: **English**
- (26) Publication Language: **English**
- (30) Priority Data:  
09/662,471 15 September 2000 (15.09.2000) **US**
- (71) Applicant: **VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC. [US/US]; 35 Dory Road, Gloucester, MA 01930 (US).**
- (72) Inventors: **RADOVANOV, Svetlana, B.; 218 Pleasant Street, Marblehead, MA 01945 (US). MACINTOSH, Edward; 105 Congress Street, Amesbury, MA 01913 (US). AYERS, Gary; 13 N. Washington Ave. #3, Woburn, MA 01801 (US). COREY, Philip; 8 Prospect Court, Gloucester, MA 01930 (US).**
- (74) Agent: **MCCLELLAN, William, R.; Wolf, Greenfield & Sacks, P.C., 600 Atlantic Avenue, Boston, MA 02210 (US).**
- (81) Designated States (*national*): **IL, JP, KR.**
- (84) Designated States (*regional*): **European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).**
- Published:  
— *without international search report and to be republished upon receipt of that report*

[Continued on next page]

(54) Title: **MONITOR SYSTEM AND METHOD FOR SEMICONDUCTOR PROCESSES**



(57) Abstract: A monitor system and method for characterizing semiconductor processes including ion implantation processes is provided. The system includes a test wafer which has a plurality of sensors formed on its surface. The test wafer may be loaded into the process chamber of a process system and exposed, for example, to an implant. During implantation, electrical signals may be transmitted from the sensor to circuitry external of the chamber to evaluate a variety of ion beam and/or wafer properties. The property data may be displayed in real-time with the implant process so that processing parameters may be adjusted accordingly. The monitor system may be used, in particular, to determine properties related to beam and wafer surface charging which can provide an assessment of the efficiency of beam charge neutralization processes.

WO 02/23583 A2



---

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

# MONITOR SYSTEM AND METHOD FOR SEMICONDUCTOR PROCESSES

## FIELD OF INVENTION

The invention relates generally to semiconductor processing and, more particularly, to a monitor system and method used to characterize a semiconductor process such as ion implantation.

## BACKGROUND OF INVENTION

Semiconductor materials are extensively used in many electronic applications. Semiconductors may be used as substrate materials which are processed using conventional techniques to form, for example, a variety of different semiconductor devices.

Ion implantation is a conventional process for introducing dopants into semiconductor materials. Oftentimes, semiconductor devices include doped regions which have an increased conductivity relative to the substrate material. Typically, during ion implantation, a desired dopant material is ionized in an ion source to form positive ionic species and electrons. The positive ionic species are accelerated at a selected energy to form an ion beam. The beam is directed at the surface of the wafer and the impinging ions penetrate into the bulk semiconductor material to form a region of the desired conductivity.

It generally is desirable to utilize an ion beam having a neutral space charge, wherein the charge from positive ionic species is balanced with the charge from electrons. Beams that have do not have a neutral space charge (i.e., beams that have either a positive or a negative space charge) may be difficult to transport and also may cause charge to build up on the wafer surface which can damage devices in the wafer. In some cases, ion sources generate beams that have a net positive charge. In particular, ion beams having a high beam current and/or a large area may have a net positive charge.

When beams having a net positive charge are generated, beam neutralization techniques may be employed. One conventional neutralization technique involves introducing electrons into the beam to compensate for the net positive charge. The electrons may be introduced downstream of the ion source, for example, using a plasma flood gun system. The net flux and energy of electrons emerging from the plasma flood

gun, and the ion beam potential and charge distribution in the beam are important in determining the efficiency of the charge neutralization.

Implantation processes, and specifically the effect of charge neutralization techniques, have been characterized by measuring damage on devices resulting from an implant. Such characterization techniques involve exposing a test wafer to an implant step, followed by measuring the breakdown voltage and/or leakage current of devices on the wafer. In such techniques, the wafers must be removed from the process chamber of the implantation system to make the measurements, and the data is obtained after the implantation process. Thus, adjusting the system in response to the data may be difficult and time consuming.

Accordingly, there is a need for improved techniques that characterize semiconductor processes such as ion implantation and, particularly, techniques that measure the efficiency of charge neutralization methods.

15

#### SUMMARY OF INVENTION

The invention provides a monitor system and method for characterizing semiconductor processes including ion implantation processes. The system includes a test wafer which has a plurality of sensors formed on its surface. The test wafer may be loaded into the process chamber of a process system and exposed, for example, to an implant. During implantation, electrical signals may be transmitted from the sensor to circuitry external of the chamber to evaluate a variety of ion beam and/or wafer properties. The property data may be displayed in real-time with the implant process so that processing parameters may be adjusted accordingly. The monitor system may be used, in particular, to determine properties related to beam and wafer surface charging which can provide an assessment of the efficiency of beam charge neutralization processes.

In one aspect, the invention provides a monitor system for a semiconductor process. The monitor system includes a test wafer including at least one sensor. The test wafer is positionable on a supporting structure in a process chamber of a semiconductor processing system. The monitor system further includes an interface including at least one contact electrically connectable to the sensor when the test wafer is positioned on the

supporting structure. The monitor system further includes circuitry electrically connectable to the contact and designed to process signals transmitted from the sensor.

In another aspect, the invention provides a monitor system for a semiconductor process including a test device positionable within a process chamber of an ion  
5 implantation system using a wafer handling system. The test device is able to transmit signals to circuitry of the monitor system in real-time with the semiconductor process.

In another aspect, the invention provides a test wafer. The test wafer includes at least one sensor on a front side of the test wafer. The test wafer further includes at least one contact pad on a rear side of the test wafer. The test wafer further includes a  
10 conducting wire extending through the test wafer to electrically connect the sensor to the contact pad.

In another aspect, the invention provides an interface device. The interface device is capable of establishing electrical contact with a test wafer positioned on a supporting structure. The interface device includes a plurality of contact pins. Each  
15 contact pin being in contact with a corresponding contact pad of the test wafer when the test wafer is positioned on the supporting structure.

In another aspect, the invention provides a method of monitoring a semiconductor process. The method includes exposing a test wafer including at least one sensor to a semiconductor process. The method further includes transmitting signals  
20 from the sensor on the test wafer to circuitry. The method further includes processing the signals using the circuitry.

Among other advantages, the monitor system provides in-situ, real-time measurements of ion beam and wafer properties during an implantation process. This permits adjustment of various parameters, during the process, to produce the desired  
25 beam and wafer properties. For example, the plasma flood gun may be appropriately adjusted in response to data from the measurements to achieve an ion beam having a neutral charge. The system also collects data related to ion beam and wafer properties throughout a process cycle. The system, therefore, can evaluate how the properties vary with time. This information may indicate the time during a process cycle when  
30 adjustments need to be made to processing parameters to produce the desired conditions.

Furthermore, the monitor system utilizes a test wafer which has the same dimensions and is positioned in the chamber in the same location as a process wafer.

Thus, measurements made by the monitor system are indicative of the conditions experienced by process wafers. The test wafer also may be loaded and removed from the process chamber using conventional wafer handling systems which facilitates conducting characterization measurements without disrupting the process. For example, a test wafer  
5 may be loaded at selected intervals with process wafers and measurements may be performed. The test wafer also includes no hard-wiring which may otherwise have problems transmitting electrical signals if exposed to the plasma and/or ion beam.

In addition, the monitor system can measure a variety of beam and beam-induced wafer properties including net wafer floating potential, net current density, flux  
10 uniformity, electron energy distribution, and displacement current.

The monitor system may also be used with other semiconductor processes and, in particular, processes utilizing an ion beam and/or plasma.

Other advantages, aspects, and embodiments will be apparent from the following detailed description when considered in conjunction with the accompanying figures.

15

#### BRIEF DESCRIPTION OF DRAWINGS

Fig. 1 schematically illustrates the monitoring system as a component of an ion implantation system according to one embodiment of the present invention.

Fig. 2A is a view of a front side of a test wafer according to one embodiment of  
20 the present invention.

Fig. 2B is a view of a back side of the test wafer of Fig. 2A.

Fig. 2C is a cross-section of a portion of the test wafer of Fig. 2A.

Fig. 2D is a top view of the test wafer of Fig. 2A illustrating the connection between sensors on the front side and of the wafer contact pads on the back side of the  
25 wafer.

Fig. 3A is a cross-sectional view of an interface device that connects the test wafer with external circuitry according to one embodiment of the present invention.

Fig. 3B is an enlarged view of section B of the interface device of Fig. 3A.

Fig. 4 schematically illustrates the electrical connection between the test wafer  
30 and circuitry according to one embodiment of the present invention.

Fig. 5 is a schematic diagram of circuitry used to measure net floating potential according to one embodiment of the present invention.

Fig. 6 is a schematic diagram of circuitry used to measure net current density according to one embodiment of the present invention.

Fig. 7 is a schematic diagram of circuitry used to measure electron flow to a voltage-driven sensor site according to one embodiment of the present invention.

5 Fig. 8 is a schematic diagram of circuitry used to measure electron flow between two sensor sites according to one embodiment of the present invention.

### DETAILED DESCRIPTION

The invention provides a monitor system and method used to evaluate  
10 semiconductor processes and systems such as ion implantation processes and systems. The monitor system may provide in-situ, real-time measurements of ion beam and wafer properties during implantation. The measurements may be used, for example, to characterize the efficiency of techniques used to neutralize the ion beam. Beam neutralization parameters may be adjusted, if needed, to improve beam and wafer  
15 properties for further processing.

Fig. 1 schematically illustrates a monitor system 10 used to characterize an ion implantation system 12 according to one embodiment of the present invention. Monitor system 10 includes a test wafer 14 that is mounted on a supporting structure 16 (e.g., a platen or electrostatic chuck) within a process chamber 18 when evaluating an  
20 implantation process. As described further below, sensors 20 (Fig. 2A) formed on a front side 21 of the wafer are electrically connected to circuitry 22 external of chamber 18 which determines ion beam and wafer properties. The circuitry may be coupled to a data acquisition system 24 which can include a monitor 26 for displaying the data. Acquisition system 24, in some cases, may also be connected to various components of  
25 the implantation system so that outputs from the acquisition system may be used to control process parameters.

Ion implantation system 12 includes an ion source 28 connected to a dopant gas supply 30. Gas from supply 30 is introduced into ion source 28 and is ionized to generate positive ionic species and electrons. The positive ionic species are accelerated  
30 to form an ion beam 32 which, typically, exits the ion source with a net positive charge due to a greater charge contribution from the positive ions as compared to electrons in the beam. Downstream of ion source 28, implantation system 12 can include a source

filter 34 which removes undesired species from the beam followed by an acceleration/deceleration column 36 which accelerates/decelerates ions in the beam to a desired energy. Implantation system 12 further includes a mass analyzer 38 which removes energy and mass contaminants from ion beam 32 through the use of a dipole  
5 analyzing magnet 40 and a resolving aperture 42. The implant system includes an angle corrector magnet 44 to deflect ions in ion beam 32 to produce a beam having parallel ion trajectories. A plasma flood gun 46 is positioned inside chamber 18 and may be used, if desired, to introduce electrons 48 into ion beam 32 to neutralize the charge of the beam.

To monitor wafer and beam properties during implantation, test wafer 14 is  
10 loaded into process chamber 18 using a conventional wafer handling system (not shown). Ion beam 32 is generated by ion source, is transported through the implantation system 12, and impinges upon test wafer 14. In response to the impinging beam, sensors 20 (Fig. 2) on test wafer 14 provide electrical signals to circuitry 22 which processes the signals to determine properties related to the ion beam and wafer. Data acquisition  
15 system 24 displays the property data in real-time to provide an operator with information that characterizes the implantation system and process. Such information, for example, can be used to assess the efficiency of beam neutralization techniques, if utilized. If required, adjustments can be made to process parameters to provide desired operating conditions for further processing of wafers. For example, one or more of the plasma  
20 flood gun parameters may be adjusted such as arc current, arc voltage, net emission current and gas (e.g., Xe) flow. In some embodiments, though not all, data acquisition system 24 may provide output signals in response to the property data to control the operation of various components as described further below.

Though illustrated in conjunction with an ion implantation system, it is to be  
25 understood that monitor system 10 may be utilized with any other suitable type of semiconductor system or process. Suitable systems include, but are not limited to, systems with process chambers in which a wafer is exposed to an ion beam or plasma. Monitor system 10 may be utilized with any ion implantation system, including implantation systems having different configurations than the embodiment illustrated in  
30 Fig. 1. Monitor system 10 may be particularly useful in implant systems 12 that generate ion beams having a net positive (or negative) charge and that employ techniques to neutralize the beam. Such implant systems may generate a high current ribbon beam



and/or spatially large ion beams and plasmas. However, monitor system 10 may also be utilized to characterize ion implanters that generate a neutral ion beam and/or do not employ techniques to neutralize the beam. It should be understood that monitor system 10 may measure any property associated with implantation. Such properties may or may not be related to the ion beam charge or to wafer charging.

Referring to Figs. 2A-2D, one illustrative embodiment of test wafer 14 is schematically shown. Test wafer 14 may be formed using a standard silicon substrate 50 (e.g., n-type, p-type, undoped) that is processed to include different functional layers and features. Test wafer 14 generally has a structure that, when exposed to an ion beam, can generate and transmit signals related to the ion beam. In the illustrative embodiment, each sensor 20 on front side 21 (Fig. 2A) of the test wafer generates a signal in response to the ion beam and transmits the signal to corresponding contact pads 52 on a back side 54 (Fig 2B) of the test wafer via a conductive wire 56 that extends through the wafer thickness. As described further below, each signal pathway through the wafer (from sensor to wire to contact pad) is surrounded by an insulating material 57 that electrically isolates the pathway from adjacent signal pathways. In some cases, particularly in systems in which the wafer is electrostatically clamped to supporting structure 16, test wafer 14 also may include a conducting layer 58 that is grounded to capacitatively decouple the sensors from the supporting structure. Grounded conducting layer 58 is also insulated from the other conductive components by insulating material.

It is generally advantageous to use test wafers 14 in implant systems that have the same dimensions as wafers processed by the implant system to accurately monitor the conditions. Therefore, test wafer 14 may have the dimensions of any standard process wafer such as a 4 inch diameter, 8 inch diameter, and the like. It should be understood that test wafer may have other dimensions if desired for a particular monitor method.

Sensors 20 may have any structure that can generate an electrical signal in response to the ion beam. In the illustrative embodiment, sensors 20 are made of conducting materials though other types of sensors may also be used. In one set of preferred embodiments, the sensors comprise aluminum. Conducting material may be deposited and/or patterned using standard techniques known in the art to form sensors 20 at selected locations on the surface. Generally, it is desirable to locate sensors at a variety of positions to provide coverage over the majority of the surface area of front side

-8-

21, as shown, to accurately monitor process conditions. Particularly, it is desirable to have sensors cover areas of test wafer 14 that correspond to areas on process wafers which include devices. Locating sensors over a large surface area on the wafer is especially useful when characterizing processes and systems that utilize large area beams and/or plasmas. However, it is also possible to position sensors only over a selected region of the front side wafer surface area. The size of sensors 20 is generally not constrained, though the sensors should have a large enough surface area to send a detectable electrical signal and a small enough surface area to avoid contacting other sensors. In the illustrative embodiment, the sensors have a circular shape and a diameter between about 0.010 inches and about 0.25 inches. Sensors having other dimensions may also be utilized. In some embodiments of test wafer 14, a number of sensors may have different dimensions. It should be understood that the dimensions and location of sensors depend upon the particular the process which is being monitored.

Wires 56 may be made of any conductive material that suitably transmits electrical signals from sensors 20 to contact pads 52. In one set of preferred embodiments, the wires comprise aluminum. In some cases, the wires may be formed at least in part of aluminum traces buried, for example, in an oxide layer. Wires 56 generally connect a single sensor to a single contact pad. The wires may follow any path through the wafer to connect respective sensors to contact pads. The actual wire path depends upon the structure of test wafer 14 and may also be constrained by processing requirements. As illustrated in Fig. 2C, the wire path includes vertical portions 60 (e.g., perpendicular to the wafer plane) and horizontal portions 62 (e.g., parallel to the wafer plane). In some cases, different processing steps may be used to form different portions of the wires. For example, vertical portions 60 may be formed by laser-drilling holes through the wafer which are subsequently filled with conductive material using a deposition technique, while horizontal portions 62 may be formed by depositing conductive material on an underlying layer. Test wafer 14 generally includes wires 56 having a variety of lengths, as illustrated, due to varying distances between different sensor and contact pad pairs. The thickness of the wires generally is not critical, though wires should have a sufficient thickness to conduct electrical signals.

Insulating material 57 may be any material or combination of materials capable of insulating the conducting components of test wafer (e.g., sensors, wires, contacts,

conducting layer). Suitable insulating materials include silicon oxide. Silicon oxide, for example, may be deposited using techniques known in the art such as thermal growth and spin-on-glass (SOG) techniques, amongst others. The technique utilized may depend upon the area of deposition. For example, the insulating material that forms lateral layers may be deposited using thermal growth or CVD techniques. Insulating material that surrounds wires, for example, in laser-drilled holes may be provided using SOG techniques which enables the insulating material to fill the holes.

In the illustrative embodiment, insulating material 57 is provided as a series of layers. A first insulating layer 64 is formed on a top side 70 of substrate 50. In certain embodiments, first insulating layer 64 may include undoped polysilicon regions 74 formed therein. Un-doped polysilicon regions 74 may optionally be provided, for example, to increase electron conductivity away from front side 21. In some cases, when provided, polysilicon region 74 may be connected to ground (via conducting layer 78) or, in other cases, isolated by insulating layer 64. A second insulating layer 66 is formed upon a bottom side 72 of substrate 50 and isolates grounded conducting layer 58 and a portion of each conducting wire. As shown, a third insulating layer 68 is formed upon a bottom side 78 of conducting layer 58 to isolate the conducting layer and contact pads 52. Third insulating layer 68 covers backside 54 of test wafer 14 with the exception of contact pads 52. As shown, individual insulating layers may be connected with regions of insulating material formed, for example, around wires 56.

It should be understood in other embodiments insulating material 57 may be provided in a different structure, other than a series of layers, to isolate the conductive components.

Grounded conducting layer 58, when provided, may be made of any suitable conducting material. In one set of preferred embodiments, the conducting layer comprises aluminum. The material of conducting layer 58 may be deposited using known techniques. In the illustrative embodiment, conducting layer 58 extends over most of the second insulating layer with the exception of the area of above contact pads 52 to provide access to the contact pads for wires 56. It should be understood that certain embodiments of the test wafer may not include a grounded conducting layer, particularly when electrostatic clamping is not used to hold the test wafer to supporting structure 16.

-10-

Contact pads 52 may be made of any material that suitably conducts electrical signals transmitted from the sensor. In certain preferred embodiments, the contact pads may comprise copper which has a high conductivity and may be deposited on back side 54 because it is not exposed to the ion beam. Conductive material may be deposited and/or patterned using known techniques to form contact pads at specific locations on back side 54 of test wafer 14. Contact pads are located in positions that are accessible by an interface device 80 (Figs. 3A-3B), which transmits signals from the pads to external circuitry 22, as described further below. As illustrated in Fig. 2B, the contact pads are located along the periphery of the back side 54. The illustrative arrangement of pads may be preferable in certain cases to provide easy accessibility for an interface device 80 (Figs. 3A-3B). The contact pads are sized to transmit signals to the interface device and provide reliable contact to the interface device. In the illustrative embodiment, the contact pads have a circular cross-section with a diameter of between about 0.010 inches and about 0.150 inches. The particular dimensions of the contact pad are not critical, and contact pads having other dimensions may be utilized. It should be understood that the placement and dimensions of the contact pads may depend upon the particular structure of the test wafer and the interface device.

The monitor system includes a mechanism for transmitting signals from contact pads to external circuitry. According to one embodiment of the invention, interface device 80 shown in Figs. 3A-3B may be used to provide connection between test wafer 14 and external circuitry 22. Interface device 80 has an annular shape and may be mounted to supporting structure 16, for example, using a mounting ring 81 which can be secured around a peripheral portion of the supporting structure. An array of contact pins 82 on the interface device are arranged so that each contact pin touches a corresponding contact pad 52 when the wafer is clamped upon supporting structure 16 by electrostatic clamping, for example. Contact pins 82 are made of a conductive material and may be spring-loaded to provide a similar contact force between each pin and its respective pad. An adjuster 84 coupled to contact pins 82 may be provided to adjust the pin spring tension as desired for the particular process. Contact pins 82 are surrounded with an isolator 86 that provides electrical isolation from other components. Each contact pin 82 is connected to a conductive lead 88, such as a wire, which is capable of carrying signals from the pin. Individual leads may be combined to form a cable 90 (Fig. 1) which exits

process chamber 18 through a hermetically sealed electrical feedthrough. Upon exiting the chamber, cable 90 may be connected to electrical circuitry 22 to process signals from pins 82.

Fig. 4 schematically illustrates the connection between sensors 20 on test wafer 14 and circuitry 22 according to one embodiment of the invention. Each sensor 20 on the test wafer is connected, as described above, to a respective circuit 22 so that electrical signals from each sensor may be separately processed. The signals processed from each circuit 22 provides separate inputs to data acquisition system 24 so that data may be obtained from each sensor.

The design of electrical circuitry 22 utilized in monitor system (Fig. 1) depends upon the property or properties being measured. The monitor system may include one or more types of circuitry connected to each sensor, with each type of circuit measuring a different property. This enables the monitor system to evaluate one or more properties simultaneously.

Fig. 5 is a schematic of a circuit 92 for measuring the beam-induced net floating potential as known to one of ordinary skill in the art. Circuit 92 includes a high impedance input voltage measurement circuit 110 for each sensor on the test wafer. The voltage measurement circuit 110 may, for example, include a high input impedance amplifier followed by an analog-to-digital converter which supplies a digital value to data acquisition system 24.

The net floating potential measured by the circuit of Fig. 5 is a measure of the ion beam charge. Floating potential is measured at each sensor location with respect to facility ground and the net floating potential between sites may be determined by the mathematical difference. A net floating potential of zero (or approximately zero) is representative of a neutral ion beam. A high net floating potential can damage devices on process wafers, thus, it is desirable to maintain the net floating potential below a value which may cause damage (e.g., greater than 5 Volts). During characterization, if monitor system 10 detects a high net floating potential, process parameters may be adjusted to improve the charge neutrality of the beam. For example, plasma flood gun 46 parameters may be adjusted to increase the efficiency of charge neutralization.

Fig. 6 is a schematic of a circuit 94 for measuring the beam-induced net current density as known to one of ordinary skill in the art. Circuit 94 includes a voltage

measurement circuit 120 having a known input impedance. The sensor output on the test wafer is connected to a resistor 122 and to the input of an amplifier 124. The voltage at the input of amplifier 124 is representative of the sensor current. The output of amplifier 124 is provided to data acquisition system 24. The voltage measurement circuit 120 may optionally include an analog-to-digital converter (not shown).

The net current density is also a measure of the ion beam charge. For example, a net current density of zero (or approximately zero) is representative of a neutral ion beam. A high net current density can induce a high floating potential (e.g., greater than 5 Volts) which may cause damage to devices. Thus, it is desirable to maintain a low net current density. During characterization, if monitor system 10 detects a high net current density, process parameters may be adjusted to improve the charge neutrality of the beam. For example, plasma flood gun 46 parameters may be adjusted to increase the efficiency of charge neutralization.

Fig. 7 is a schematic of a circuit 96 for measuring electron flow to a voltage-driven sensor site at the wafer surface. Such a circuit is conventionally referred to as a flat Langmuir probe. Circuit 96 includes a drive voltage generator 130, a resistor 132, an isolation amplifier 134 and voltage measurement circuits 136 and 138. A drive voltage generator applies a voltage wave form, such as a ramp voltage, to resistor 132. A voltage  $V_a$  the output of the sensor is supplied through amplifier 134 to voltage measurement circuit 138. A voltage  $V_b$  is supplied to voltage measurement circuit 136. The outputs of voltage measurement circuits 138 and 136 represent voltages  $V_a$  and  $V_b$  respectively. The voltage difference  $V_a - V_b$  is representative of a sensor current.

Circuit 96 provides at each sensor site a measurement of electron flow to the voltage-driven sensor site (referenced to facility ground) so that a number of properties may be calculated. Such properties include electron energy, electron temperature, electron density. Because each sensor site provides a measurement, each of these properties may be mapped across the front side of wafer. It is desirable to have low energy electrons (less than 1 eV) distributed uniformly across the front side. High electron energies can result in device damage. During characterization, if monitor system 10 detects high electron energies, process parameters may be adjusted to improve the charge neutrality of the beam. For example, ion beam parameters and plasma flood gun 46 parameters may be adjusted to increase the efficiency of charge neutralization.

Fig. 8 is a schematic of a circuit 98 for measuring electron flow between two sensors (one sensor site voltage-driven referenced to another) as known to one of ordinary skill in the art. Circuit 98 includes a drive voltage generator 140, resistors 142 and 144, and isolation amplifiers 146 and 148. The drive voltage generator 140 applies a wave form, such as a ramp voltage, to resistors 142 and 144. A first sensor is connected to the input of amplifier 146 and the second sensor is coupled to the input of amplifier 148.

It is desirable to have a low electron energy relationship between sensor sites as determined from the measurement of circuit 98. In particular, during implantation, it is desirable to have a low electron energy relationship between a first sensor exposed to the beam and a second sensor not exposed to the beam. High electron energy flow between sensor sites may cause device damage. During characterization, if monitor system 10 detects a high electron energy relationship, process parameters may be adjusted to improve the charge neutrality of the beam. For example, ion beam parameters and plasma flood gun 46 parameters may be adjusted to increase the efficiency of charge neutralization.

It should be understood that the circuit diagrams illustrated in Figs. 5-8 are only provided as exemplary circuitry which may be part of monitor system 10. Monitor system 10 may include other types of circuitry to determine other properties. Any type of circuitry known in the art that is used to determine beam or wafer properties may be utilized. It also should be understood that the properties discussed herein may be measured using other types of circuitry than the schematic circuit diagrams illustrated in Figs. 5-8.

As described above, circuitry 22 may be coupled to data acquisition system 24. It should be understood that the circuitry may be a component of the data acquisition system or a separate component that is connected to the data acquisition system. Data acquisition system 24 may be any of the type known in the art. A preferred data acquisition system is a computer. Monitor 24 may be utilized with the data acquisition system to display property data in real-time. However, a monitor is not required in all cases. In some cases, data acquisition system may store data for later analysis without displaying it. In other cases, data acquisition system may display data without storing it.

In certain embodiments, data acquisition system 24 may also function as a controller. When functioning as a controller, data acquisition system 24 may send output signals that control various process parameters in response to property measurements. For example, an output signal may be sent to control process parameters of plasma flood  
5 gun 46 (e.g., arc current, arc voltage, net emission current and gas (e.g., Xe) flow) to increase the efficiency of beam charge neutralization. It should be understood that a separate controller coupled to the data acquisition system may also be provided to control process parameters.

Those skilled in the art would readily appreciate that all parameters listed herein  
10 are meant to be exemplary and that the actual parameters would depend upon the specific application for which the monitoring system and method of the invention are used. It is, therefore, to be understood that the foregoing embodiments are presented by way of example only and that, within the scope of the appended claims and equivalents thereto the invention may be practiced otherwise than as specifically described.

15 What is claimed is:



CLAIMS

1. A monitor system for a semiconductor process comprising:  
a test wafer including at least one sensor, the test wafer being positionable on a  
5 supporting structure in a process chamber of a semiconductor processing system;  
an interface including at least one contact electrically connectable to the sensor  
when the test wafer is positioned on the supporting structure; and  
circuitry electrically connectable to the contact and designed to process signals  
transmitted from the sensor.
- 10 2. The monitor system of claim 1, wherein the test wafer includes a plurality of  
sensors on a front side of the test wafer.
3. The monitor system of claim 2, wherein the sensors are distributed over a  
15 majority of the surface area of the front side of the test wafer.
4. The monitor system of claim 1, wherein the test wafer includes a plurality of  
contact pads on a back side of the test wafer.
- 20 5. The monitor system of claim 4, wherein each contact pad is electrically  
connected to a corresponding sensor via a wire that extends through the test wafer to  
define a signal pathway.
6. The monitor system of claim 5, wherein the test wafer comprises an insulating  
25 material surrounding each signal pathway.
7. The monitor system of claim 4, wherein the interface includes a plurality of  
contact pins, each contact pin being in contact with a corresponding contact pad of the  
test wafer when the test wafer is positioned on the supporting structure.
- 30 8. The monitor system of claim 7, wherein the contact pins are spring-loaded.

-16-

9. The monitor system of claim 7, wherein each contact pin is connected to an electrical lead that is connected to the circuitry.

10. The monitor system of claim 1, wherein the interface is mountable to the supporting structure.

11. The monitor system of claim 1, wherein the circuitry is external of the process chamber.

12. The monitor system of claim 1, wherein the circuitry is designed to process signals transmitted from the sensor to determine one or more properties related to the semiconductor process.

13. The monitor system of claim 12, wherein one or more of the properties characterizes the efficiency of an ion beam neutralization process.

14. The monitor system of claim 1, wherein the circuitry measures at least one property selected from the group consisting of net floating potential, net current density, electron energy distribution at the front side of the test wafer, and displacement current.

15. The monitor system of claim 1, further comprising a data acquisition system associated with the circuitry.

16. The monitor system of claim 15, wherein the data acquisition system includes a monitor capable of displaying outputs of the circuitry in real-time with the semiconductor process.

17. The monitor system of claim 15, wherein the data acquisition system is connectable to the semiconductor processing system and output signals from the data acquisition system control one or more process parameters.

18. The monitor system of claim 17, wherein output signals from the data acquisition system control one or more process parameters of a plasma flood gun in the semiconductor processing system constructed and arranged to introduce electrons into an ion beam.

5

19. The monitor system of claim 1, wherein the semiconductor processing system comprises an ion implantation system.

20. The monitor system of claim 1, wherein the signals are transmitted from the sensor to the circuitry in real-time with the semiconductor process.

10

21. A monitor system for a semiconductor process including a test device positionable within a process chamber of an ion implantation system using a wafer handling system, the test device able to transmit signals to circuitry of the monitor system in real-time with the semiconductor process.

15

22. The monitor system of claim 21, wherein the test device is free of hard wiring.

23. The monitor system of claim 21, wherein the test device comprises a test wafer.

20

24. A test wafer comprising:

at least one sensor on a front side of the test wafer;

at least one contact pad on a rear side of the test wafer; and

a conducting wire extending through the test wafer to electrically connect the

25

sensor to the contact pad.

25. The test wafer of claim 24, wherein the test wafer comprises a plurality of sensors and contact pads.

30

26. The test wafer of claim 25, wherein each sensor is connected to a corresponding contact pad with a single conducting wire to define a signal pathway.

-18-

27. The test wafer of claim 26, further comprising insulating material surrounding the signal pathways.

28. The test wafer of claim 24, wherein the sensors are distributed over a majority of the surface area of the front side of the test wafer.

29. The test wafer of claim 24, wherein the contact pads are distributed around a periphery of the test wafer.

30. The test wafer of claim 24, further comprising a conducting layer connectable to ground.

31. An interface device capable of establishing electrical contact with a test wafer positioned on a supporting structure, the interface device including a plurality of contact pins, each contact pin being in contact with a corresponding contact pad of the test wafer when the test wafer is positioned on the supporting structure.

32. The interface device of claim 31, further comprising a ring assembly, wherein the contact pins are positioned along a diameter of the ring assembly.

33. The interface device of claim 31, wherein the contact pins are spring-loaded.

34. The interface device of claim 33, further comprising an adjuster constructed and arranged to adjust the spring loading of the contact pins.

35. The interface device of claim 31, further comprising an electrical lead connected to each contact pin.

36. The interface device of claim 31, further comprising a mounting element constructed and arranged to mount the interface device to a supporting structure.

37. A method of monitoring a semiconductor process comprising:

exposing a test wafer including at least one sensor to a semiconductor process;  
transmitting signals from the sensor on the test wafer to circuitry; and  
processing the signals using the circuitry.

5 38. The method of claim 37, further comprising positioning the test wafer in a process chamber using a wafer handling system prior to exposing the test wafer to the semiconductor process.

39. The method of claim 37, comprising processing the signals using the circuitry in  
10 real-time with the semiconductor process.

40. The method of claim 37, comprising processing the signals to determine one or more properties related to the semiconductor process.

15 41. The method of claim 40, comprising processing the signals to determine one or more properties that characterize the efficiency of an ion beam neutralization process.

42. The method of claim 40, comprising processing the signals to determine at least one property selected from the group consisting of net floating potential, net current  
20 density, electron energy distribution at the front side of the test wafer, and displacement current.

43. The method of claim 40, further comprising adjusting at least one semiconductor process parameters in response to property data.

25 44. The method of claim 43, comprising adjusting an ion beam charge neutralization process in response to property data.

45. The method of claim 43, wherein an output signal from a data acquisition system  
30 adjusts the semiconductor process parameter.

46. The method of claim 40, further comprising displaying property data in real-time with the semiconductor process.

47. The method of claim 37, comprising exposing a test wafer to an ion implantation.

5

48. The method of claim 47, further comprising generating an ion beam having a net positive charge and introducing electrons into the ion beam to neutralize the ion beam charge prior to the ion beam impinging upon the test wafer.




Fig. 1




Fig. 2A






Fig. 2B




Fig. 2C




Fig. 2D




Fig. 3A




Fig. 3B




Fig. 4





Fig. 5



61 Channel Voltage  
Measure with known  
input impedance

Fig. 6






Fig.




Fig. 8

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
21 March 2002 (21.03.2002)


PCT

(10) International Publication Number  
**WO 02/23583 A3**

- (51) International Patent Classification<sup>7</sup>: **H01J 37/304**, 37/317, H01L 21/66
- (21) International Application Number: **PCT/US01/28272**
- (22) International Filing Date:  
10 September 2001 (10.09.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
09/662,471 15 September 2000 (15.09.2000) US
- (71) Applicant: **VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC.** [US/US]; 35 Dory Road, Gloucester, MA 01930 (US).
- (72) Inventors: **RADOVANOV, Svetlana, B.**; 218 Pleasant Street, Marblehead, MA 01945 (US). **MACINTOSH, Edward**; 105 Congress Street, Amesbury, MA 01913 (US). **AYERS, Gary**; 13 N. Washington Ave. #3, Woburn, MA 01801 (US). **COREY, Philip**; 8 Prospect Court, Gloucester, MA 01930 (US).
- (74) Agent: **MCCLELLAN, William, R.**; Wolf, Greenfield & Sacks, P.C., 600 Atlantic Avenue, Boston, MA 02210 (US).
- (81) Designated States (*national*): IL, JP, KR.
- (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).
- Published:  
— with international search report

[Continued on next page]

(54) Title: **MONITOR SYSTEM AND METHOD FOR SEMICONDUCTOR PROCESSES**



(57) Abstract: A monitor system and method for characterizing semiconductor processes including ion implantation processes is provided. The system includes a test wafer which has a plurality of sensors formed on its surface. The test wafer may be loaded into the process chamber of a process system and exposed, for example, to an implant. During implantation, electrical signals may be transmitted from the sensor to circuitry external of the chamber to evaluate a variety of ion beam and/or wafer properties. The property data may be displayed in real-time with the implant process so that processing parameters may be adjusted accordingly. The monitor system may be used, in particular, to determine properties related to beam and wafer surface charging which can provide an assessment of the efficiency of beam charge neutralization processes.



WO 02/23583 A3



(88) Date of publication of the international search report:  
27 June 2002

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 01/28272

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H01J37/304 H01J37/317 H01L21/66

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01J H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)  
EPO-Internal, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	US 5 653 811 A (CHAN CHUNG) 5 August 1997 (1997-08-05) column 3, line 53 - line 67; figures 1,3A	1-3,12, 14,15,17 13,21, 24,31
X	US 6 028 324 A (SU HUNG-DER ET AL) 22 February 2000 (2000-02-22) abstract column 2, line 62 -column 3, line 11 column 6, line 36 - line 55; figures	1-3,12, 14
Y	US 4 595 837 A (WU CHUNG P ET AL) 17 June 1986 (1986-06-17) the whole document	13,21

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*G\* document member of the same patent family

Date of the actual completion of the international search

4 April 2002

Date of mailing of the international search report

11/04/2002

Name and mailing address of the ISA  
European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040. Tx. 31 651 epo nl.  
Fax: (+31-70) 340-3016

Authorized officer

Schaub, G

## INTERNATIONAL SEARCH REPORT

International Application No

PCI/US 01/28272

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 09, 31 July 1998 (1998-07-31) & JP 10 092886 A (HITACHI LTD), 10 April 1998 (1998-04-10) abstract	24, 31
A	US 5 266 890 A (KUMBASAR CEVAT ET AL) 30 November 1993 (1993-11-30) abstract; figures	1
A	US 5 861 632 A (ROHNER DON R) 19 January 1999 (1999-01-19) abstract; figures	1

# INTERNATIONAL SEARCH REPORT

information on patent family members

Intr. National Application No

PCT/US 01/28272

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5653811	A	05-08-1997	AU 718941 B2	04-05-2000
			AU 6344996 A	18-02-1997
			CA 2227233 A1	06-02-1997
			CN 1192788 A	09-09-1998
			EP 0842307 A2	20-05-1998
			JP 11510302 T	07-09-1999
			US 6338313 B1	15-01-2002
			WO 9704478 A2	06-02-1997
			US 2002029850 A1	14-03-2002
US 6028324	A	22-02-2000	US 6246075 B1	12-06-2001
US 4595837	A	17-06-1986	NONE	
JP 10092886	A	10-04-1998	NONE	
US 5266890	A	30-11-1993	JP 6168997 A	14-06-1994
US 5861632	A	19-01-1999	EP 1002330 A1	24-05-2000
			WO 9908307 A1	18-02-1999